

# UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.	
09/684,868	10/06/2000	Zhaohui Shen	00-255 1496.00039	2832	
24319	7590 06/27/2003				
LSI LOGIC CORPORATION			EXAMINER		
1621 BARBER LANE MS D-106, LEGAL DEPARTMENT			DINH,	DINH, PAUL	
MILPITAS, C	CA 95035		ART UNIT	PAPER NUMBER	
			2825		
			DATE MAILED: 06/27/2003	DATE MAILED: 06/27/2003	

Please find below and/or attached an Office communication concerning this application or proceeding.

	A	pplication No.	Applicant(s)
	_   o	9/684,868	SHEN ET AL.
Office Action Summ	nary E	xaminer	Art Unit
	P	aul Dinh	2825
The MAILING DATE of this Period for Reply	communication appear	s on the cover sheet	with the correspondence address
A SHORTENED STATUTORY PE THE MAILING DATE OF THIS CO - Extensions of time may be available under the after SIX (6) MONTHS from the mailing date - If the period for reply specified above is less in - If NO period for reply is specified above, the in- - Failure to reply within the set or extended perion and perion of the period by the Office later than the earned patent term adjustment. See 37 CFR	OMMUNICATION. e provisions of 37 CFR 1.136(a) of this communication. than thirty (30) days, a reply with maximum statutory period will ap riod for reply will, by statute, cau see months after the mailing date	i. In no event, however, may nin the statutory minimum of oply and will expire SIX (6) N se the application to become	v a reply be timely filed thirty (30) days will be considered timely. IONTHS from the mailing date of this communication.
1) Responsive to communica	tion(s) filed on 06 Octo	ober 2000 .	
2a)☐ This action is <b>FINAL</b> .	. ,	ction is non-final.	
<del>, _</del>	condition for allowance	e except for formal r	natters, prosecution as to the merits is C.D. 11, 453 O.G. 213.
4)⊠ Claim(s) <u>1-27</u> is/are pendin	g in the application.		
4a) Of the above claim(s)	•	rom consideration.	
5) Claim(s) is/are allow	<del></del>		
6)⊠ Claim(s) <u>1-27</u> is/are rejected			
7) ☐ Claim(s) is/are objec			
8) Claim(s) are subject		ection requirement	
Application Papers		ouon roquironicina.	
9) The specification is objected	to by the Examiner.		
10)⊠ The drawing(s) filed on <u>06 O</u>	<u>ctober 2000</u> is/are: a)[	☐ accepted or b)⊠ o	pjected to by the Examiner.
Applicant may not request the	at any objection to the dra	awing(s) be held in ab	eyance. See 37 CFR 1.85(a).
11) The proposed drawing correct	ction filed on is:	a) approved b)	disapproved by the Examiner.
If approved, corrected drawin	gs are required in reply to	this Office action.	
12) The oath or declaration is ob	jected to by the Exami	ner.	
Priority under 35 U.S.C. §§ 119 and	120		
13) Acknowledgment is made of	f a claim for foreign pri	ority under 35 U.S.C	C. § 119(a)-(d) or (f).
a) ☐ All b) ☐ Some * c) ☐ N	one of:		
1. ☐ Certified copies of the	priority documents ha	ve been received.	
2. Certified copies of the	priority documents ha	ve been received in	Application No
3. Copies of the certified	I copies of the priority one International Bureau	documents have bed I (PCT Rule 17.2(a)	en received in this National Stage
			C. § 119(e) (to a provisional application).
a)  The translation of the fo	reign language provisi	onal application has	been received.
Attachment(s)			
Notice of References Cited (PTO-892)  Notice of Draftsperson's Patent Drawing  Information Disclosure Statement(s) (PTO		5) Notice	w Summary (PTO-413) Paper No(s) of Informal Patent Application (PTO-152)
Patent and Trademark Office O-326 (Rev. 04-01)	Office Action	Summary	Part of Paper No. 2

Art Unit: 2825

#### **DETAILED ACTION**

### **Drawings**

The drawings are objected to under 37 CFR 1.83(a). The drawings must show every feature of the invention specified in the claims. Claim 1 recites a "functional portion"; therefore, the "functional portion" must be clearly shown in the drawings or the "functional portion" canceled from the claim.

### Claims Objections

Claim 1 is objected to because it is not clear what being "configured" (line 4), and "said function portion" on line 5 should be changed to - - said functional portion - -.

Claim 10 is objected to because "said FPGA core" lacks antecedent basis and should be changed to -- [said] an FPGA core --

Claim 21 is objected to because "the programmable portion" and "said plurality of signals" lack antecedent basis.

## Claim Rejections - 35 USC § 102

The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless -

- (b) The invention was patented or described in a printed publication in this or a foreign country or in public use or on sale in this country, more than one year prior to the date of application for patent in the United States.
- (e) The invention was described in a patent granted on an application for patent by another filed in the United States before the invention thereof by the applicant for patent, or on an international application by another who has fulfilled the requirements of paragraphs (1), (2), and (4) of section 371(c) of this title before the invention thereof by the applicant for patent.

The changes made to 35 U.S.C. 102(e) by the American Inventors Protection Act of 1999 (AIPA) and the Intellectual Property and High Technology Technical Amendments Act of 2002 do not apply when the reference is a U.S. patent resulting directly or indirectly from an international application filed before November 29, 2000. Therefore, the prior art date of the reference is determined under 35 U.S.C. 102(e) prior to the amendment by the AIPA (pre-AIPA 35 U.S.C. 102(e)).

1. Claims 1-27 are rejected under 35 U.S.C. 102(e) as being anticipated by Killian et al (USP 6477683) who discloses a system/method comprising:

(Claim 1)

Art Unit: 2825

Į.

a circuit comprising a functional portion and a logic portion connected to said functional portion and configured to detect, fix or verify fixes of errors in said functional portion (fig 1-15).

(Claim 2) Logic potion includes one or more interfaces and said system further comprises a debugging/bug fix circuit configures to detect errors in said logic portion through said one or more interfaces (fig 1-15).

(Claim 3) diagnostic architecture using an FPGA core (c32-33) in system on a chip design (c2: 2+, c12 and/or c7: 33+, fig 2)

(Claim 4) said system is configured to provide ease in bringing up (this is merely an intended used and/or expected result, just for applicant information the prior art teach intended use/expected result in c11: 14+), verification (abstract/backgound/summary) and debugging (abstract/background/summary, also see fig 1-2, 6), each by interconnecting said circuit and said debugging/bug fix circuit (fig 1-15)

(Claim 5) said system is configured to provided one or more programming options for said circuit (background/summary and/or, see flexibility/options/changes/variety/differences in code/software/programs/instructions/algorithms/tools/design/configuration in this prior art)

(Claim 6) observation of one or more signals by said debugging/bug fix circuit (fig 1-15)

(Claims 7-8) observation of one or more signals when running in a normal mode (c13: 22), single step mode (c24: 8+, c25: 63, c29: 48)

(Claims 9-11) single step mode when control by a gate or core, said core comprises [said] <u>an</u> FPGA core, said core is programmable (fig 1-2, 6-15, c32-33)

(Claim 12) (debugging) workstation is merely and intended use; just for the applicant information (the prior art teach an intended use; i.e., debugging computer/system/platform in fig 1 and/or c12: 31+, c26: 1-2, c30: 20+, c31: 11+, c32: 34+)

(Claims 13, 22) said debugging/bug fix circuit (and said circuit) is/are further configured to allow or more debugging features (fig 1-8 and/or c29-32)

(Claim 14) triggering and tracing based on one or more signals (c12-13, fig 2, 8)

(Claim 15) dynamically changing host register values (fig 1, c5 and/or c13-16 and/or c30-31)

(Claim 16) complex monitoring function (c2, 21)

(Claim 17) configured to reduce the debugging/verification time and/or improved product time to market is merely and intended use and/or expect result; just for the applicant information, this prior art also teach intended use and/or expected result; i.e., abstract, field of invention and/or c2, 32, 35)

(Claim 18) said circuit is further configured to operate in a normal mode (c13: 22) and a single step mode (c24: 8+, c25: 63, c29: 48)

Art Unit: 2825

F

(Claim 19) said normal mode is configured to allow said circuit to present one or more internal signals of said functional portion and said single step mode in configured to provide a plurality of signals of said functional portion (fig 1-15)

(Claim 20) Scan chain is used to diagnose or fix a bug via the logic portion (c12, 21, 29, 43 and/or fig 9-15)

(Claim 21) [the] <u>a</u> (programmable) portion is further configured to bridge one or more of [said] <u>a</u> plurality of signals between a plurality of modules (fig 1-2, 6, 8)

(Claim 23) CAD software to provide one or more diagnostic functions (fig 1 and/or c12 and/or debugging/diagnostic softwares/programs/CADs/tools as taught in this reference)

(Claim 24) diagnostic function are selected from the group consisting of searching for a specific signal pattern, tracing the internal state machine, triggering on a programmed condition, and other appropriate diagnostic functions (fig 2, 6, 8 and/or c3, 5, 13, 19-20, 27, 33-34)

(Claim 25) diagnostic function are selected from the group consisting of on the fly monitoring of a correctness of a bus protocol, and implement statistics counting to measure the performance and the testing coverage (fig 2, 6, 8 and/or c2-4, 19-20, 23, 27, 33-34, 41-42)

(Claim 26)

- (A) interfacing a chip with a core (fig 1-15)
- (B) preparing one or more internal signal of said chip (fig 1-15)
- (C) verifying or fixing bugs in said chip with said one or more signal (fig 1-15)

(Claim 27) a computer readable medium configured to store instruction for executing the steps of claim 26 (fig 1 and/or c12: 31+, c26: 1-2, c30: 20+, c31: 11+, c32: 34+)

2. Claims 1-3, 26 are rejected under 35 U.S.C. 102(b) as being anticipated by Amini et al (USP 5497378) who discloses a system/method comprising:

(Claim 1)

a circuit comprising a functional portion and a logic portion connected to said functional portion and configured to detect, fix or verify fixes of errors in said functional portion (fig 1, 6, 11-12).

(Claims 2-3) interface and FPGA (fig 1, 6, 11-12).

(Claim 26)

- (A) interfacing a chip with a core (fig 1-21)
- (B) preparing one or more internal signal of said chip (fig 1-21)
- (C) verifying or fixing bugs in said chip with said one or more signal (fig 1-21)

Art Unit: 2825

Î

3. Claims 1-3, 26-27 are rejected under 35 U.S.C. 102(b) as being anticipated by Dap et al (USP 5588152) who discloses a system/method comprising:

(Claim 1)

a circuit comprising a functional portion and a logic portion connected to said functional portion and configured to detect, fix or verify fixes of errors in said functional portion (fig 2, 4-6, 19).

(Claims 2-3) interface and SOC FPGA (fig 2, 4-6, 19).

(Claims 26-27)

- (A) interfacing a chip with a core (fig 2, 4-6, 19);
- (B) preparing one or more internal signal of said chip (fig 2, 4-6, 19);
- (C) verifying or fixing bugs in said chip with said one or more signal (fig 2, 4-6, 19)
- 4. Claims 1-3, 26-27 are rejected under 35 U.S.C. 102(e) as being anticipated by Winegarden et al (USP 6467009) who discloses a system/method comprising:

(Claim 1)

a circuit comprising a functional portion and a logic portion connected to said functional portion and configured to detect, fix or verify fixes of errors in said functional portion (fig 2, 11-12, 18-22, 27-30, 41-22).

(Claims 2-3) interface and SOC FPGA (fig 2, 11-12, 18-22, 27-30, 41-22).

(Claims 26-27)

- (A) interfacing a chip with a core (fig 2, 11-12, 18-22, 27-30, 41-22);
- (B) preparing one or more internal signal of said chip (fig 2, 11-12, 18-22, 27-30, 41-22);
- (C) verifying or fixing bugs in said chip with said one or more signal (fig 2, 11-12, 18-22, 27-30, 41-22).

#### Conclusion

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Paul Dinh whose telephone number is (703) 305-5662. The examiner can normally be reached on Monday to Friday from 8:30am to 5:00pm.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Matthew S. Smith can be reached on (703) 308-1323. The fax number for the organization handling this application is (703) 872-9318.

Art Unit: 2825

Any inquiry of a general nature or relating to the status of this application or proceeding should be directed to the receptionist whose telephone number is (703) 308-1782.

Paul Dinh

Patent Examiner

June 20, 2003

MATTHEW SMITH SUPERVISORY PATENT EXAMINER TECHNOLOGY CENTER 2800

MailSI